EAST SEARCH

		EAST SEARCH	11/9/05
L#	Hits	Search String	Databases
S1 32	32571	(microprocessor\$1 or microcomputer\$1 or computer\$1) with simulat\$3	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB
S2 1,	1452	S1 and (performance near2 simulat\$3)	US-PGPUB; USPAT; EPO, JPO; DERWENT; IBM_TDB
	382	S1 and (functional near2 simulat\$3)	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB
		S1 and (cycle near2 accurate near2 simulat\$3)	US-PGPUB; USPAT, EPO; JPO; DERWENT; IBM_TDB
S2	73	S2 and S3	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB
		S4 or S5	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB
		S3 and S4	USPAT;
		S6 or S7	USPAT, EPO, JPO,
_		S8 and (code with (portion\$1 or part\$1 or section\$1))	USPAT; EPO; JPO;
		S8 and (simulat\$3 with mode\$1)	USPAT; EPO; JPO;
	44	S8 and ((modif\$4 or chang\$3 or switch\$3) with mode\$1)	USPAT; EPO; JPO;
	93	S8 and ((simulat\$3 with accuracy) or (code with (portion\$1 or part\$1 or section\$1)) or (simulat! US-PGPUB;	USPAT; EPO; JPO;
	-	20030105620 and (simulat\$3 with code with (portion\$1 or part\$1 or section\$1))	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB
S15	-	20030105620 and (cycle-based same event-based)	USPAT; EPO; JPO;
S16	-	6,687662.pn. and ("functional model" same "cycle accurate model")	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB
	32606	(microprocessor\$1 or microcomputer\$1 or computer\$1) with simulat\$3	USPAT; EPO;
	1454	S17 and (performance near2 simulat\$3)	EPO; JPO; DERWENT; IBM
	382	S17 and (functional near2 simulat\$3)	USPAT; EPO; JPO;
	106	S20 or S21	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB
	7	S19 and S20	USPAT; EPO; JPO;
	106	S22 or S23	USPAT; EPO; JPO;
	31	S24 and (simulat\$3 with accuracy)	EPO; JPO;
	ო	S24 and ((functional near2 (simulat\$3 or model\$1)) with ((delay or execution) near2 time))	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB
	-	S17 and ((functional near2 (simulat\$3 or model\$1)) same ((predict\$3 or forcast\$3 or estimat\$?	US-PGPUB; USPAT; EPO; JPO;
	9	S17 and ((functional near2 (simulat\$3 or model\$1)) with ((delay or execution) near2 time))	USPAT; EPO; JPO;
	73	S18 and S19	USPAT, EPO, JPO,
	34	S17 and (cycle near2 accurate near2 simulat\$3)	USPAT; EPO; JPO;
S31	38	S29 and S30	USPAT; EPO; JPO;
S32	-	S29 and "VaST Systems Technology"	EPO; JPO;
	09	S18 and (accuracy with (portion\$1 or part\$1 or section\$1))	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB
	492	S18 and ((code or model) with (portion\$1 or part\$1 or section\$1))	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB

Sivaram Krishnan

09/888189

EAST SEARCH

ഗ	
9	
<u>୭</u>	
÷	

		Current OR	Abstract
¥ ¥ :	System-level simulation of interconnected devices	20051013 703/13	
¥ :	System-level simulation of devices having diverse timing	20051013 703/13	
•	Dual-processor complex domain floating-point DSP system on chip		
4	Design instrumentation circuitry	20050901 714/47	
20050192785 A1	Computer simulator for continuously variable transmissions		
٦ ح	Method and system for selective compilation of instrumentation entities into a simulation model		
20050138586 A1	Method for verification of gate level netlisits using colored bits		
20050125/57 A1	Derivation of circuit block constraints		
20050125754 A1	Hardware debugging in a hardware description language		
20050091025 A1	Methods and systems for improved integrated circuit functional simulation		
20050071145 A1	Simulation apparatus, simulation program, and recording medium		
20050071144 A1	Method for providing VITAL model of embedded memory with delay back annotation		
20050055675 A1	Generation of software objects from a hardware description	20050310 717/135	
A	Method and user interface for debugging an electronic system	20050113 716/4	
4	High level synthesis device, method for generating a model for verifying hardware, method for	20050113 703/14	
US 20040236562 A1 Using mu	Using multiple simulation environments	20041125 703/22	
A1	Power estimation using functional verification	20041125 703/18	
20040236559 A1	Statistical approach for power estimation	20041125 703/18	
20040215438 A1	Hardware and software co-simulation using estimated adjustable timing annotations	20041028 703/22	
20040210431 A1	Method and apparatus for accelerated post-silicon testing and random number generation		
20040199372 A1	System, method, and computer program product for configuring stochastic simulation models i		
20040199366 A1	Mixed signal analog connectivity check system	20041007 703/4	
20040193395 A1	Program analyzer for a cycle accurate simulator		
20040139411 A1	Heterogenous design process and apparatus for systems employing static design components		
20040122644 A1	Optimized execution of software objects generated from a hardware description		
20040117168 A1	Global analysis of software objects generated from a hardware description		
20040117167 A1	Simulation of software objects generated from a hardware description		
20040111708 A1			
20040093197 A1	Mechanism to synchronize probes during simulation of system-level designs		
20040025122 A1	Hardware-based HDL code coverage and design analysis		
20030229482 A1	Apparatus and method for managing integrated circuit designs		
20030182642 A1	Hardware debugging in a hardware description language		
20030177018 A1	System for designing virtual prototypes		
20030162159 A1			
US 20030131323 A1 Metrod a	metriod and user interface for debugging an electronic system. Power modeling methodology for a pipeliped processor	20030710 718/4 20030612 703/18	
	System, method and article of manufacture for interface constructs in a programming language		
US 20030105617 A1 Hardware	Hardware acceleration system for logic simulation	20030605 703/14	

	20030114 703/21 20021126 716/5 20021022 716/4
System, method and article of manufacture for a simulator plug-in for co-simulation purposess Method and stylem for debugging an electronic system using instrumentation circuitry and a losystem, method and article of manufacture for signal constructs in a programming language c: System, method and article of manufacture for distributing IP cores. System, method and article of manufacture for to extensions in a programming language c: System, method and article of manufacture for parameterized expression libraries. System, method and article of manufacture for using a library map to create and maritain IP c: System, method and article of manufacture for using a library map to create and maritain IP c: System, method and article of manufacture for successive complaintons using incomplete para Muth-dimensional method and article of manufacture for successive complaintons using incomplete para Muth-dimensional method and system of simulation and article of manufacture for a debugger capable of operating across multiplesstem, method and article of manufacture for a debugger capable of operating across multiplesstem, method and article of manufacture for a debugger capable of operating across multiplesstem, method and article of manufacture for a debugger capable of structures. System, method and article of manufacture for a debugger capable of operating across multiplesstem, method and article of manufacture for simulation. Descrete event simulator model instrumentation. Descrete event simulator models instrumentation. Method for verifying the design of a microprocessor. Design verification method, design verification device for microprocessors, and pipeline simulat Design instrumentation circuitry. Design verification method, design verification device for microprocessors, and pipeline simulation circuitry in a hardware description language. Fover modeling methodology for a pipelined processor. Endoscopic tutoria system with a bleeding complication Method and separatus for modeling using a hardware simula	Method and system for simulating performance of a computer system System and method for identifying finite state machines and verifying circuit designs Method and system for counting events within a simulation model
20030074177 A1 20030069724 A1 20030046671 A1 20030046671 A1 20030033594 A1 20030023538 A1 20030023538 A1 20030023533 A1 20020172203 A1 2002017203 A1 20020	US 6507809 B1 US 6487704 B1 US 6470478 B1

orkstati 20021015 703/17 20020514 703/14 compu 20020409 703/17 of a cor 20011120 711/117 20010424 703/15 20010403 703/16	20010227 20010227 20010227 20010220 20001212 20001203	2000023 20000801 20000711 20000418 20000404 20000222	g input 19991012 /17/158 rare inte 19981117 703/27 e to vali 19980929 703/14 from hi 19980901 716/18 19980512 703/14 19980512 703/14 19980310 716/18		from hi 19960910 716/1 19960903 701/31 19960827 702/183 19960813 703/14 iic syst 19960806 703/14 19951107 712/27 nacro r 19950228 703/14 accure 19950221 703/14 19940517 716/11
Multithreaded, mixed hardware description languages logic simulation on engineering workstati Converification system and method Simulator and computer-readable recordable medium having program for execution on compu System and method for selective transfer of application data between storage devices of a cor Method and system for incrementally compiling instrumentation into a simulation model Automatic adjustment for counting instrumentation	Method and system for selectively disabling simulation model instrumentation Method and system for instrumenting simulation models Methods and systems for functionally describing a digital hardware design and for converting Method and apparatus for automated circuit design System and method for automated design verification Graphic editor for block diagram level design verification	Digital system simulation Method for generating and reading a compressed all event trace file System and method for simulation of integrated hardware and software components Simulation system for testing and displaying integrated circuit's data transmission function of permethod and apparatus for virtualizing system operation	Method and apparatus for dynamically optimizing an executable computer program using input System and method for simulation of computer systems combining hardware and software intre Apparatus and method for simulating domino logic circuits using a special machine cycle to vali Method and system for creating and validating low level description of electronic design from hi Method and apparatus for performance optimization of integrated circuit designs System and method for simulating discrete functions using ordered decision arrays Method of using logical names in post-synthesis electronic design automation systems	Method and apparatus for accessing internal integrated circuit signals Simulation system and method of using same Hardware-software debugger using simulation speed enhancing techniques including skipping in Direct match data flow memory for data driven computing Direct match data flow machine apparatus and process for data driven computing Method and apparatus for verifying asynchronous circuits using static timing analysis and dynal System and method for creating and validating structural description of electronic system System and method for verifying processor performance	Method and system for creating and validating low level description of electronic design from his Diagnostic system for complex systems using virtual components. Diagnostic system for electronic automotive system. Method and apparatus to emulate VLSI circuits within a logic simulator. Method and system for creating, deriving and validating structural description of electronic system. Data flow machine for data driven computing. Simulation of an electronic system including analog and digital circuitry using high level macro r System and method for generating electronic circuit simulation models having improved accure. Block diagram simulator using a library for generation of a computer program Integrated circuit logic functions simulator for selectively connected series of preprogrammed F
US 6466898 B1 US 6389379 B1 US 6370494 B1 US 6321295 B1 US 6223142 B1 US 6212491 B1 US 6202042 B1	6195629 6195627 6192504 6161211 6141630	6097885 6087967 6052524 6047387 6028996 5066537	5838948 5815687 5815687 5801958 5752000 5752187	5717699 5680590 5678028 5675757 5657465 5650938 5623418 5615357	US 5555201 A US 555201 A US 5552984 A US 5550762 A US 5546562 A US 5544067 A US 5465368 A US 5394346 A US 5392227 A US 5392227 A US 5313615 A